6104070701 T-162 P.004/009

09-24-2004 02:14PM FROM-RatnerPrestia

Appln. No.: 09/496,516

Amendment Dated September 24, 2004 Reply to Office Action of June 30, 2004 **SAR 12165A**

F-998

<u>Amendments to the Claims</u>: This listing of claims will replace all prior versions, and listings, of claims in the application

Listing of Claims:

1. - 14. (Canceled)

(Previously Presented) An integrator comprising:

receiving means for receiving a first signal including a first data value and a second data value different from the first data value;

counter means for Increasing a count value up to a maximum count value when the first signal includes the first data value and decreasing the count value down to a minimum count value when the first signal includes the second data value;

data means for producing a third data value when the count value is equal to or greater than a first threshold value which is less than the maximum count value and a fourth data value when the count value is equal to or less than a second threshold value which is greater than the minimum count value; and

signal generating means for producing a second signal including the third data value and the fourth data value.

2 16: (Currently Amended) The integrator according to claim 15, further comprising a low pass filter comprising the counter means, the data means, and the signal generating means.

Page 2 of 7

Appln. No.: 09/496,516

Amendment Dated September 24, 2004 Reply to Office Action of June 30, 2004 **SAR 12165A**

- 3 17. (Currently Amended) The integrator according to claim 15, wherein the counter means includes means for preventing the count value from exceeding a maximum the maximum count value which is greater than or equal to the first threshold value.
- 4 18. (Currently Amended) The integrator according to claim 15, wherein the counter means includes means for preventing the count value from exceeding a minimum the minimum count value which is less than or equal to the second threshold value.
 - 5 19. (Original) A discriminator comprising:

receiving means for receiving a first signal including a first data value and a second data value different from the first data value;

counter means for increasing a count value when the first signal includes the first data value and resetting the count value to a predetermined value when the first signal includes the second data value; and

clock synchronization means for producing a clock synchronization signal when the count value is equal to or greater than a first threshold value.

- The discriminator according to claim 19, further clock synchromization means produces a second signal including comprising data means for producing a third data value when the count value is equal to or greater than the first threshold value and a fourth data value when the count value is reset.
- 7 21. (Currently Amended) The discriminator according to claim 19, wherein the counter means includes means for preventing the count value from exceeding a maximum value which is greater than or equal to the first threshold value.

Page 3 of 7

Appln. No.: 09/496,516

Amendment Dated September 24, 2004 Reply to Office Action of June 30, 2004 **SAR 12165A**

processor for decoding

8 .22. (Original)

A decoder comprising:

an integrator including:

- (a) receiving means for receiving a first signal including a first data value and a second data value different from the first data value,
- (b) first counter means for increasing a first count value when the first signal includes the first data value and decreasing the first count value when the first signal includes the second data value,
- (c) data means for producing a third data value when the first count value is equal to or greater than a first threshold value and a fourth data value when the first count value is equal to or less than a second threshold value, and
- (d) signal generating means for producing a second signal including the third data value and the fourth data value; and
 - a discriminator including:
- (a) second counter means for increasing a second count value when the second signal includes the third data value and resetting the second count value to a predetermined value when the second signal includes the fourth data value, and
- (b) clock synchronization means for producing a clock synchronization signal when the second count value is equal to or greater than a third threshold value.

Appln. No.: 09/496,516

Amendment Dated September 24, 2004 Reply to Office Action of June 30, 2004 **SAR 12165A**

9 -23. (Currently Amended)

processor 8
The decoder according to claim 22, further

comprising wherein the clock synchronization means comprises further data means for produces producing a third signal including a fifth data value when the second count value is equal to or

greater than the first-third threshold value and a sixth data value when the second count value

is reset.

10 -24. (Original)

processor

7
The decoder according to claim_23, further comprising

decoding means for decoding the first signal in response to the third signal and the clock signal synchronization means.